• 파일시티 이벤트
  • LF몰 이벤트
  • 서울좀비 이벤트
  • 탑툰 이벤트
  • 닥터피엘 이벤트
  • 아이템베이 이벤트
  • 아이템매니아 이벤트

FPGA DE2보드를 이용해서 디지털시계만들기 (시계, 알람, 스톱워치기능 포함 )

*민*
개인인증판매자스토어
최초 등록일
2014.12.30
최종 저작일
2014.12
압축파일
가격 3,000원 할인쿠폰받기
다운로드
장바구니

소개글

FPGA설계로 디지털시계를 구현하고, 그에 알맞은 스톱워치기능, 알림기능, 시간설정기능을 16 x 2 character LCD표시소자로 나타낸다.

디지털시계
- 디지털시계의 기능은 크게 디지털클럭, 타이머 및 알람 기능으로 구성되며 이것을 VDHL기반으로 Quartus Ⅱ툴을 사용하여 설계하고 Altera DE-2
보드에 설계결과를 다운로드 후 동작여부를 7-Segment 소자 및 16x2
character LCD 표시소자로 작동상태 확인 및 점검. 알람기능에 부가적인
기능을 추가하여 늦잠을 예방함.

컴파일 실행환경

Zip archive data

압축파일 내 파일목록

db/DE2_Clock.(0).cnf.cdb
db/DE2_Clock.(0).cnf.hdb
db/DE2_Clock.asm.qmsg
db/DE2_Clock.asm.rdb
db/DE2_Clock.cbx.xml
db/DE2_Clock.cmp.idb
db/DE2_Clock.cmp.kpt
db/DE2_Clock.cmp.rdb
db/DE2_Clock.cmp0.ddb
db/DE2_Clock.cmp1.ddb
db/DE2_Clock.cmp_merge.kpt
db/DE2_Clock.db_info
db/DE2_Clock.fit.qmsg
db/DE2_Clock.hier_info
db/DE2_Clock.hif
db/DE2_Clock.ipinfo
db/DE2_Clock.lpc.html
db/DE2_Clock.lpc.rdb
db/DE2_Clock.lpc.txt
db/DE2_Clock.map.ammdb
db/DE2_Clock.map.kpt
db/DE2_Clock.map.qmsg
db/DE2_Clock.map.rdb
db/DE2_Clock.map_bb.hdb
db/DE2_Clock.pplq.rdb
db/DE2_Clock.pre_map.hdb
db/DE2_Clock.pti_db_list.ddb
db/DE2_Clock.root_partition.map.reg_db.cdb
db/DE2_Clock.routing.rdb
db/DE2_Clock.rtlv.hdb
db/DE2_Clock.rtlv_sg.cdb
db/DE2_Clock.rtlv_sg_swap.cdb
db/DE2_Clock.sgdiff.cdb
db/DE2_Clock.sgdiff.hdb
db/DE2_Clock.sld_design_entry.sci
db/DE2_Clock.sld_design_entry_dsc.sci
db/DE2_Clock.smart_action.txt
db/DE2_Clock.smp_dump.txt
db/DE2_Clock.sta.qmsg
db/DE2_Clock.sta.rdb
db/DE2_Clock.syn_hier_info
db/DE2_Clock.tis_db_list.ddb
db/DE2_Clock.vpr.ammdb
db/logic_util_heursitic.dat
db/prev_cmp_DE2_Clock.qmsg
dclk/db/dclk.(0).cnf.cdb
dclk/db/dclk.(0).cnf.hdb
dclk/db/dclk.(1).cnf.cdb
dclk/db/dclk.(1).cnf.hdb
dclk/db/dclk.asm.qmsg
dclk/db/dclk.asm.rdb
dclk/db/dclk.asm_labs.ddb
dclk/db/dclk.cbx.xml
dclk/db/dclk.cmp.bpm
dclk/db/dclk.cmp.cdb
dclk/db/dclk.cmp.hdb
dclk/db/dclk.cmp.idb
dclk/db/dclk.cmp.kpt
dclk/db/dclk.cmp.logdb
dclk/db/dclk.cmp.rdb
dclk/db/dclk.cmp0.ddb
dclk/db/dclk.cmp1.ddb
dclk/db/dclk.cmp_merge.kpt
dclk/db/dclk.db_info
dclk/db/dclk.fit.qmsg
dclk/db/dclk.hier_info
dclk/db/dclk.hif
dclk/db/dclk.ipinfo
dclk/db/dclk.lpc.html
dclk/db/dclk.lpc.rdb
dclk/db/dclk.lpc.txt
dclk/db/dclk.map.ammdb
dclk/db/dclk.map.bpm
dclk/db/dclk.map.cdb
dclk/db/dclk.map.hdb
dclk/db/dclk.map.kpt
dclk/db/dclk.map.logdb
dclk/db/dclk.map.qmsg
dclk/db/dclk.map.rdb
dclk/db/dclk.map_bb.cdb
dclk/db/dclk.map_bb.hdb
dclk/db/dclk.map_bb.logdb
dclk/db/dclk.pplq.rdb
dclk/db/dclk.pre_map.hdb
dclk/db/dclk.pti_db_list.ddb
dclk/db/dclk.root_partition.map.reg_db.cdb
dclk/db/dclk.routing.rdb
dclk/db/dclk.rpp.qmsg
dclk/db/dclk.rtlv.hdb
dclk/db/dclk.rtlv_sg.cdb
dclk/db/dclk.rtlv_sg_swap.cdb
dclk/db/dclk.sgate.rvd
dclk/db/dclk.sgate_sm.rvd
dclk/db/dclk.sgdiff.cdb
dclk/db/dclk.sgdiff.hdb
dclk/db/dclk.sld_design_entry.sci
dclk/db/dclk.sld_design_entry_dsc.sci
dclk/db/dclk.smart_action.txt
dclk/db/dclk.smp_dump.txt
dclk/db/dclk.sta.qmsg
dclk/db/dclk.sta.rdb
dclk/db/dclk.sta_cmp.6_slow.tdb
dclk/db/dclk.syn_hier_info
dclk/db/dclk.tis_db_list.ddb
dclk/db/dclk.tmw_info
dclk/db/dclk.vpr.ammdb
dclk/db/logic_util_heursitic.dat
dclk/db/prev_cmp_dclk.asm.qmsg
dclk/db/prev_cmp_dclk.fit.qmsg
dclk/db/prev_cmp_dclk.map.qmsg
dclk/db/prev_cmp_dclk.qmsg
dclk/db/prev_cmp_dclk.tan.qmsg
dclk/incremental_db/compiled_partitions/dclk.db_info
dclk/incremental_db/compiled_partitions/dclk.root_partition.cmp.ammdb
dclk/incremental_db/compiled_partitions/dclk.root_partition.cmp.atm
dclk/incremental_db/compiled_partitions/dclk.root_partition.cmp.cdb
dclk/incremental_db/compiled_partitions/dclk.root_partition.cmp.dfp
dclk/incremental_db/compiled_partitions/dclk.root_partition.cmp.hdb
dclk/incremental_db/compiled_partitions/dclk.root_partition.cmp.hdbx
dclk/incremental_db/compiled_partitions/dclk.root_partition.cmp.kpt
dclk/incremental_db/compiled_partitions/dclk.root_partition.cmp.logdb
dclk/incremental_db/compiled_partitions/dclk.root_partition.cmp.rcf
dclk/incremental_db/compiled_partitions/dclk.root_partition.cmp.rcfdb
dclk/incremental_db/compiled_partitions/dclk.root_partition.map.atm
dclk/incremental_db/compiled_partitions/dclk.root_partition.map.cdb
dclk/incremental_db/compiled_partitions/dclk.root_partition.map.dpi
dclk/incremental_db/compiled_partitions/dclk.root_partition.map.hbdb.cdb
dclk/incremental_db/compiled_partitions/dclk.root_partition.map.hbdb.hb_info
dclk/incremental_db/compiled_partitions/dclk.root_partition.map.hbdb.hdb
dclk/incremental_db/compiled_partitions/dclk.root_partition.map.hbdb.sig
dclk/incremental_db/compiled_partitions/dclk.root_partition.map.hdb
dclk/incremental_db/compiled_partitions/dclk.root_partition.map.hdbx
dclk/incremental_db/compiled_partitions/dclk.root_partition.map.kpt
dclk/incremental_db/README
dclk/dclk.asm.rpt
dclk/dclk.cdf
dclk/dclk.done
dclk/dclk.fit.rpt
dclk/dclk.fit.smsg
dclk/dclk.fit.summary
dclk/dclk.flow.rpt
dclk/dclk.jdi
dclk/dclk.map.rpt
dclk/dclk.map.summary
dclk/dclk.pin
dclk/dclk.pof
dclk/dclk.qpf
dclk/dclk.qsf
dclk/dclk.qws
dclk/dclk.sof
dclk/dclk.sta.rpt
dclk/dclk.sta.summary
dclk/dclk.tan.rpt
dclk/dclk.tan.summary
dclk/dclk.vhd
dclk/dclk.vhd.bak
dclk/dclk2.vhd
dclk/dclk2.vhd.bak
dclk/dclk_assignment_defaults.qdf
dclk/undo_redo.txt
incremental_db/compiled_partitions/DE2_Clock.db_info
incremental_db/compiled_partitions/DE2_Clock.root_partition.cmp.ammdb
incremental_db/compiled_partitions/DE2_Clock.root_partition.cmp.cdb
incremental_db/compiled_partitions/DE2_Clock.root_partition.cmp.dfp
incremental_db/compiled_partitions/DE2_Clock.root_partition.cmp.hdb
incremental_db/compiled_partitions/DE2_Clock.root_partition.cmp.kpt
incremental_db/compiled_partitions/DE2_Clock.root_partition.cmp.logdb
incremental_db/compiled_partitions/DE2_Clock.root_partition.cmp.rcfdb
incremental_db/compiled_partitions/DE2_Clock.root_partition.map.cdb
incremental_db/compiled_partitions/DE2_Clock.root_partition.map.dpi
incremental_db/compiled_partitions/DE2_Clock.root_partition.map.hbdb.cdb
incremental_db/compiled_partitions/DE2_Clock.root_partition.map.hbdb.hb_info
incremental_db/compiled_partitions/DE2_Clock.root_partition.map.hbdb.hdb
incremental_db/compiled_partitions/DE2_Clock.root_partition.map.hbdb.sig
incremental_db/compiled_partitions/DE2_Clock.root_partition.map.hdb
incremental_db/compiled_partitions/DE2_Clock.root_partition.map.kpt
incremental_db/README
lcd_dp/db/lcd_dp.(0).cnf.cdb
lcd_dp/db/lcd_dp.(0).cnf.hdb
lcd_dp/db/lcd_dp.analyze_file.qmsg
lcd_dp/db/lcd_dp.asm.qmsg
lcd_dp/db/lcd_dp.asm.rdb
lcd_dp/db/lcd_dp.asm_labs.ddb
lcd_dp/db/lcd_dp.cbx.xml
lcd_dp/db/lcd_dp.cmp.bpm
lcd_dp/db/lcd_dp.cmp.cdb
lcd_dp/db/lcd_dp.cmp.hdb
lcd_dp/db/lcd_dp.cmp.idb
lcd_dp/db/lcd_dp.cmp.kpt
lcd_dp/db/lcd_dp.cmp.logdb
lcd_dp/db/lcd_dp.cmp.rdb
lcd_dp/db/lcd_dp.cmp0.ddb
lcd_dp/db/lcd_dp.cmp1.ddb
lcd_dp/db/lcd_dp.cmp_merge.kpt
lcd_dp/db/lcd_dp.db_info
lcd_dp/db/lcd_dp.eda.qmsg
lcd_dp/db/lcd_dp.fit.qmsg
lcd_dp/db/lcd_dp.hier_info
lcd_dp/db/lcd_dp.hif
lcd_dp/db/lcd_dp.ipinfo
lcd_dp/db/lcd_dp.lpc.html
lcd_dp/db/lcd_dp.lpc.rdb
lcd_dp/db/lcd_dp.lpc.txt
lcd_dp/db/lcd_dp.map.ammdb
lcd_dp/db/lcd_dp.map.bpm
lcd_dp/db/lcd_dp.map.cdb
lcd_dp/db/lcd_dp.map.hdb
lcd_dp/db/lcd_dp.map.kpt
lcd_dp/db/lcd_dp.map.logdb
lcd_dp/db/lcd_dp.map.qmsg
lcd_dp/db/lcd_dp.map.rdb
lcd_dp/db/lcd_dp.map_bb.cdb
lcd_dp/db/lcd_dp.map_bb.hdb
lcd_dp/db/lcd_dp.map_bb.logdb
lcd_dp/db/lcd_dp.mif_update.qmsg
lcd_dp/db/lcd_dp.pplq.rdb
lcd_dp/db/lcd_dp.pre_map.hdb
lcd_dp/db/lcd_dp.pti_db_list.ddb
lcd_dp/db/lcd_dp.root_partition.map.reg_db.cdb
lcd_dp/db/lcd_dp.routing.rdb
lcd_dp/db/lcd_dp.rtlv.hdb
lcd_dp/db/lcd_dp.rtlv_sg.cdb
lcd_dp/db/lcd_dp.rtlv_sg_swap.cdb
lcd_dp/db/lcd_dp.sgdiff.cdb
lcd_dp/db/lcd_dp.sgdiff.hdb
lcd_dp/db/lcd_dp.sld_design_entry.sci
lcd_dp/db/lcd_dp.sld_design_entry_dsc.sci
lcd_dp/db/lcd_dp.smart_action.txt
lcd_dp/db/lcd_dp.sta.qmsg
lcd_dp/db/lcd_dp.sta.rdb
lcd_dp/db/lcd_dp.sta_cmp.6_slow.tdb
lcd_dp/db/lcd_dp.syn_hier_info
lcd_dp/db/lcd_dp.tis_db_list.ddb
lcd_dp/db/lcd_dp.tmw_info
lcd_dp/db/lcd_dp.vpr.ammdb
lcd_dp/db/logic_util_heursitic.dat
lcd_dp/db/prev_cmp_lcd_dp.qmsg
lcd_dp/incremental_db/compiled_partitions/lcd_dp.db_info
lcd_dp/incremental_db/compiled_partitions/lcd_dp.root_partition.cmp.ammdb
lcd_dp/incremental_db/compiled_partitions/lcd_dp.root_partition.cmp.cdb
lcd_dp/incremental_db/compiled_partitions/lcd_dp.root_partition.cmp.dfp
lcd_dp/incremental_db/compiled_partitions/lcd_dp.root_partition.cmp.hdb
lcd_dp/incremental_db/compiled_partitions/lcd_dp.root_partition.cmp.kpt
lcd_dp/incremental_db/compiled_partitions/lcd_dp.root_partition.cmp.logdb
lcd_dp/incremental_db/compiled_partitions/lcd_dp.root_partition.cmp.rcfdb
lcd_dp/incremental_db/compiled_partitions/lcd_dp.root_partition.map.cdb
lcd_dp/incremental_db/compiled_partitions/lcd_dp.root_partition.map.dpi
lcd_dp/incremental_db/compiled_partitions/lcd_dp.root_partition.map.hbdb.cdb
lcd_dp/incremental_db/compiled_partitions/lcd_dp.root_partition.map.hbdb.hb_info
lcd_dp/incremental_db/compiled_partitions/lcd_dp.root_partition.map.hbdb.hdb
lcd_dp/incremental_db/compiled_partitions/lcd_dp.root_partition.map.hbdb.sig
lcd_dp/incremental_db/compiled_partitions/lcd_dp.root_partition.map.hdb
lcd_dp/incremental_db/compiled_partitions/lcd_dp.root_partition.map.kpt
lcd_dp/incremental_db/README
lcd_dp/output_files/lcd_dp.asm.rpt
lcd_dp/output_files/lcd_dp.done
lcd_dp/output_files/lcd_dp.eda.rpt
lcd_dp/output_files/lcd_dp.fit.rpt
lcd_dp/output_files/lcd_dp.fit.smsg
lcd_dp/output_files/lcd_dp.fit.summary
lcd_dp/output_files/lcd_dp.flow.rpt
lcd_dp/output_files/lcd_dp.jdi
lcd_dp/output_files/lcd_dp.map.rpt
lcd_dp/output_files/lcd_dp.map.summary
lcd_dp/output_files/lcd_dp.mif_update.rpt
lcd_dp/output_files/lcd_dp.pin
lcd_dp/output_files/lcd_dp.pof
lcd_dp/output_files/lcd_dp.sof
lcd_dp/output_files/lcd_dp.sta.rpt
lcd_dp/output_files/lcd_dp.sta.summary
lcd_dp/simulation/modelsim/lcd_dp.sft
lcd_dp/simulation/modelsim/lcd_dp.vho
lcd_dp/simulation/modelsim/lcd_dp_fast.vho
lcd_dp/simulation/modelsim/lcd_dp_modelsim.xrf
lcd_dp/simulation/modelsim/lcd_dp_vhd.sdo
lcd_dp/simulation/modelsim/lcd_dp_vhd_fast.sdo
lcd_dp/lcd_dp.bdf
lcd_dp/lcd_dp.qpf
lcd_dp/lcd_dp.qsf
lcd_dp/lcd_dp.qws
lcd_dp/lcd_dp.vhd
lcd_dp/lcd_dp.vhd.bak
lcd_dp/lcd_dp_description.txt
lcd_dw/db/lcd_dw.(0).cnf.cdb
lcd_dw/db/lcd_dw.(0).cnf.hdb
lcd_dw/db/lcd_dw.(1).cnf.cdb
lcd_dw/db/lcd_dw.(1).cnf.hdb
lcd_dw/db/lcd_dw.(2).cnf.cdb
lcd_dw/db/lcd_dw.(2).cnf.hdb
lcd_dw/db/lcd_dw.(3).cnf.cdb
lcd_dw/db/lcd_dw.(3).cnf.hdb
lcd_dw/db/lcd_dw.(4).cnf.cdb
lcd_dw/db/lcd_dw.(4).cnf.hdb
lcd_dw/db/lcd_dw.asm.qmsg
lcd_dw/db/lcd_dw.asm.rdb
lcd_dw/db/lcd_dw.asm_labs.ddb
lcd_dw/db/lcd_dw.cbx.xml
lcd_dw/db/lcd_dw.cmp.bpm
lcd_dw/db/lcd_dw.cmp.cdb
lcd_dw/db/lcd_dw.cmp.hdb
lcd_dw/db/lcd_dw.cmp.idb
lcd_dw/db/lcd_dw.cmp.kpt
lcd_dw/db/lcd_dw.cmp.logdb
lcd_dw/db/lcd_dw.cmp.rdb
lcd_dw/db/lcd_dw.cmp0.ddb
lcd_dw/db/lcd_dw.cmp1.ddb
lcd_dw/db/lcd_dw.cmp_merge.kpt
lcd_dw/db/lcd_dw.db_info
lcd_dw/db/lcd_dw.eda.qmsg
lcd_dw/db/lcd_dw.fit.qmsg
lcd_dw/db/lcd_dw.hier_info
lcd_dw/db/lcd_dw.hif
lcd_dw/db/lcd_dw.ipinfo
lcd_dw/db/lcd_dw.lpc.html
lcd_dw/db/lcd_dw.lpc.rdb
lcd_dw/db/lcd_dw.lpc.txt
lcd_dw/db/lcd_dw.map.ammdb
lcd_dw/db/lcd_dw.map.bpm
lcd_dw/db/lcd_dw.map.cdb
lcd_dw/db/lcd_dw.map.hdb
lcd_dw/db/lcd_dw.map.kpt
lcd_dw/db/lcd_dw.map.logdb
lcd_dw/db/lcd_dw.map.qmsg
lcd_dw/db/lcd_dw.map.rdb
lcd_dw/db/lcd_dw.map_bb.cdb
lcd_dw/db/lcd_dw.map_bb.hdb
lcd_dw/db/lcd_dw.map_bb.logdb
lcd_dw/db/lcd_dw.pplq.rdb
lcd_dw/db/lcd_dw.pre_map.hdb
lcd_dw/db/lcd_dw.pti_db_list.ddb
lcd_dw/db/lcd_dw.root_partition.map.reg_db.cdb
lcd_dw/db/lcd_dw.routing.rdb
lcd_dw/db/lcd_dw.rtlv.hdb
lcd_dw/db/lcd_dw.rtlv_sg.cdb
lcd_dw/db/lcd_dw.rtlv_sg_swap.cdb
lcd_dw/db/lcd_dw.sgdiff.cdb
lcd_dw/db/lcd_dw.sgdiff.hdb
lcd_dw/db/lcd_dw.sld_design_entry.sci
lcd_dw/db/lcd_dw.sld_design_entry_dsc.sci
lcd_dw/db/lcd_dw.smart_action.txt
lcd_dw/db/lcd_dw.smp_dump.txt
lcd_dw/db/lcd_dw.sta.qmsg
lcd_dw/db/lcd_dw.sta.rdb
lcd_dw/db/lcd_dw.sta_cmp.6_slow.tdb
lcd_dw/db/lcd_dw.syn_hier_info
lcd_dw/db/lcd_dw.tis_db_list.ddb
lcd_dw/db/lcd_dw.tmw_info
lcd_dw/db/lcd_dw.vpr.ammdb
lcd_dw/db/logic_util_heursitic.dat
lcd_dw/db/prev_cmp_lcd_dw.qmsg
lcd_dw/incremental_db/compiled_partitions/lcd_dw.db_info
lcd_dw/incremental_db/compiled_partitions/lcd_dw.root_partition.cmp.ammdb
lcd_dw/incremental_db/compiled_partitions/lcd_dw.root_partition.cmp.cdb
lcd_dw/incremental_db/compiled_partitions/lcd_dw.root_partition.cmp.dfp
lcd_dw/incremental_db/compiled_partitions/lcd_dw.root_partition.cmp.hdb
lcd_dw/incremental_db/compiled_partitions/lcd_dw.root_partition.cmp.kpt
lcd_dw/incremental_db/compiled_partitions/lcd_dw.root_partition.cmp.logdb
lcd_dw/incremental_db/compiled_partitions/lcd_dw.root_partition.cmp.rcfdb
lcd_dw/incremental_db/compiled_partitions/lcd_dw.root_partition.map.cdb
lcd_dw/incremental_db/compiled_partitions/lcd_dw.root_partition.map.dpi
lcd_dw/incremental_db/compiled_partitions/lcd_dw.root_partition.map.hbdb.cdb
lcd_dw/incremental_db/compiled_partitions/lcd_dw.root_partition.map.hbdb.hb_info
lcd_dw/incremental_db/compiled_partitions/lcd_dw.root_partition.map.hbdb.hdb
lcd_dw/incremental_db/compiled_partitions/lcd_dw.root_partition.map.hbdb.sig
lcd_dw/incremental_db/compiled_partitions/lcd_dw.root_partition.map.hdb
lcd_dw/incremental_db/compiled_partitions/lcd_dw.root_partition.map.kpt
lcd_dw/incremental_db/README
lcd_dw/output_files/Chain1.cdf
lcd_dw/output_files/Chain4.cdf
lcd_dw/output_files/Chain5.cdf
lcd_dw/output_files/lcd_dw.asm.rpt
lcd_dw/output_files/lcd_dw.cdf
lcd_dw/output_files/lcd_dw.done
lcd_dw/output_files/lcd_dw.eda.rpt
lcd_dw/output_files/lcd_dw.fit.rpt
lcd_dw/output_files/lcd_dw.fit.smsg
lcd_dw/output_files/lcd_dw.fit.summary
lcd_dw/output_files/lcd_dw.flow.rpt
lcd_dw/output_files/lcd_dw.jdi
lcd_dw/output_files/lcd_dw.map.rpt
lcd_dw/output_files/lcd_dw.map.summary
lcd_dw/output_files/lcd_dw.pin
lcd_dw/output_files/lcd_dw.pof
lcd_dw/output_files/lcd_dw.sof
lcd_dw/output_files/lcd_dw.sta.rpt
lcd_dw/output_files/lcd_dw.sta.summary
lcd_dw/simulation/modelsim/lcd_dw.sft
lcd_dw/simulation/modelsim/lcd_dw.vho
lcd_dw/simulation/modelsim/lcd_dw_fast.vho
lcd_dw/simulation/modelsim/lcd_dw_modelsim.xrf
lcd_dw/simulation/modelsim/lcd_dw_vhd.sdo
lcd_dw/simulation/modelsim/lcd_dw_vhd_fast.sdo
lcd_dw/Chain1.cdf
lcd_dw/VHDL LCD 2.vhd
lcd_dw/VHDL LCD 2.vhd.bak
lcd_dw/VHDL LCD HELLO.vhd
lcd_dw/VHDL LCD HELLO.vhd.bak
lcd_dw/VHDL LCD.vhd
lcd_dw/VHDL LCD.vhd.bak
lcd_dw/VHDL LCD3.vhd
lcd_dw/VHDL LCD3.vhd.bak
lcd_dw/lcd_dw.qpf
lcd_dw/lcd_dw.qsf
lcd_dw/lcd_dw.qws
lcd_dw/lcd_dw_description.txt
test/db/logic_util_heursitic.dat
test/db/prev_cmp_test.qmsg
test/db/test.(0).cnf.cdb
test/db/test.(0).cnf.hdb
test/db/test.asm.qmsg
test/db/test.asm.rdb
test/db/test.asm_labs.ddb
test/db/test.cbx.xml
test/db/test.cmp.bpm
test/db/test.cmp.cdb
test/db/test.cmp.hdb
test/db/test.cmp.idb
test/db/test.cmp.kpt
test/db/test.cmp.logdb
test/db/test.cmp.rdb
test/db/test.cmp0.ddb
test/db/test.cmp1.ddb
test/db/test.cmp_merge.kpt
test/db/test.db_info
test/db/test.fit.qmsg
test/db/test.hier_info
test/db/test.hif
test/db/test.ipinfo
test/db/test.lpc.html
test/db/test.lpc.rdb
test/db/test.lpc.txt
test/db/test.map.ammdb
test/db/test.map.bpm
test/db/test.map.cdb
test/db/test.map.hdb
test/db/test.map.kpt
test/db/test.map.logdb
test/db/test.map.qmsg
test/db/test.map.rdb
test/db/test.map_bb.cdb
test/db/test.map_bb.hdb
test/db/test.map_bb.logdb
test/db/test.pplq.rdb
test/db/test.pre_map.hdb
test/db/test.pti_db_list.ddb
test/db/test.root_partition.map.reg_db.cdb
test/db/test.routing.rdb
test/db/test.rtlv.hdb
test/db/test.rtlv_sg.cdb
test/db/test.rtlv_sg_swap.cdb
test/db/test.sgdiff.cdb
test/db/test.sgdiff.hdb
test/db/test.sld_design_entry.sci
test/db/test.sld_design_entry_dsc.sci
test/db/test.smart_action.txt
test/db/test.sta.qmsg
test/db/test.sta.rdb
test/db/test.sta_cmp.6_slow.tdb
test/db/test.stingray_io_sim_cache.99um_ff_1200mv_0c_fast.hsd
test/db/test.stingray_io_sim_cache.99um_tt_1200mv_0c_slow.hsd
test/db/test.stingray_io_sim_cache.99um_tt_1200mv_85c_slow.hsd
test/db/test.syn_hier_info
test/db/test.tis_db_list.ddb
test/db/test.tmw_info
test/db/test.vpr.ammdb
test/incremental_db/compiled_partitions/test.db_info
test/incremental_db/compiled_partitions/test.root_partition.cmp.ammdb
test/incremental_db/compiled_partitions/test.root_partition.cmp.cdb
test/incremental_db/compiled_partitions/test.root_partition.cmp.dfp
test/incremental_db/compiled_partitions/test.root_partition.cmp.hdb
test/incremental_db/compiled_partitions/test.root_partition.cmp.kpt
test/incremental_db/compiled_partitions/test.root_partition.cmp.logdb
test/incremental_db/compiled_partitions/test.root_partition.cmp.rcfdb
test/incremental_db/compiled_partitions/test.root_partition.map.cdb
test/incremental_db/compiled_partitions/test.root_partition.map.dpi
test/incremental_db/compiled_partitions/test.root_partition.map.hbdb.cdb
test/incremental_db/compiled_partitions/test.root_partition.map.hbdb.hb_info
test/incremental_db/compiled_partitions/test.root_partition.map.hbdb.hdb
test/incremental_db/compiled_partitions/test.root_partition.map.hbdb.sig
test/incremental_db/compiled_partitions/test.root_partition.map.hdb
test/incremental_db/compiled_partitions/test.root_partition.map.kpt
test/incremental_db/README
test/test.asm.rpt
test/test.cdf
test/test.done
test/test.fit.rpt
test/test.fit.smsg
test/test.fit.summary
test/test.flow.rpt
test/test.jdi
test/test.map.rpt
test/test.map.summary
test/test.pin
test/test.pof
test/test.qpf
test/test.qsf
test/test.qws
test/test.sof
test/test.sta.rpt
test/test.sta.summary
test/test.vhd
test/test.vhd.bak
DE2_CLOCK.cdf
DE2_CLOCK.sof
DE2_CLOCK.vhd
DE2_CLOCK.vhd.bak
DE2_CLOCK.vwf
DE2_Clock.asm.rpt
DE2_Clock.done
DE2_Clock.fit.eqn
DE2_Clock.fit.rpt
DE2_Clock.fit.smsg
DE2_Clock.fit.summary
DE2_Clock.flow.rpt
DE2_Clock.jdi
DE2_Clock.map.eqn
DE2_Clock.map.rpt
DE2_Clock.map.summary
DE2_Clock.pin
DE2_Clock.pof
DE2_Clock.qpf
DE2_Clock.qsf
DE2_Clock.qws
DE2_Clock.sta.rpt
DE2_Clock.sta.summary
DE2_Clock.tan.rpt
DE2_Clock.tan.summary
DE2_Clock_assignment_defaults.qdf
DE2_Clock_description.txt
hitachi.vhd
hitachi.vhd.bak

참고 자료

없음

자료후기(3)

*민*
판매자 유형Bronze개인인증

주의사항

저작권 자료의 정보 및 내용의 진실성에 대하여 해피캠퍼스는 보증하지 않으며, 해당 정보 및 게시물 저작권과 기타 법적 책임은 자료 등록자에게 있습니다.
자료 및 게시물 내용의 불법적 이용, 무단 전재∙배포는 금지되어 있습니다.
저작권침해, 명예훼손 등 분쟁 요소 발견 시 고객센터의 저작권침해 신고센터를 이용해 주시기 바랍니다.
환불정책

해피캠퍼스는 구매자와 판매자 모두가 만족하는 서비스가 되도록 노력하고 있으며, 아래의 4가지 자료환불 조건을 꼭 확인해주시기 바랍니다.

파일오류 중복자료 저작권 없음 설명과 실제 내용 불일치
파일의 다운로드가 제대로 되지 않거나 파일형식에 맞는 프로그램으로 정상 작동하지 않는 경우 다른 자료와 70% 이상 내용이 일치하는 경우 (중복임을 확인할 수 있는 근거 필요함) 인터넷의 다른 사이트, 연구기관, 학교, 서적 등의 자료를 도용한 경우 자료의 설명과 실제 자료의 내용이 일치하지 않는 경우
최근 본 자료더보기
탑툰 이벤트
FPGA DE2보드를 이용해서 디지털시계만들기 (시계, 알람, 스톱워치기능 포함 )
  • 레이어 팝업
  • 프레시홍 - 특가
  • 프레시홍 - 특가
  • 레이어 팝업
  • 레이어 팝업
  • 레이어 팝업
AI 챗봇
2024년 07월 19일 금요일
AI 챗봇
안녕하세요. 해피캠퍼스 AI 챗봇입니다. 무엇이 궁금하신가요?
10:44 오후
New

24시간 응대가능한
AI 챗봇이 런칭되었습니다. 닫기